Hi!

I am looking at simulating SOI pMOS, is there a way to set drain, source, and substrate biases? In the simulator you mention also that the substrate is tied to the source, but you also have V_b in the settings? Could you clarify?

Thanks, Stefano