Design of CMOS Circuits in the Nanometer Regime: Leakage Tolerance

By Kaushik Roy

Purdue University

View Presentation (SWF)

Additional materials available (4)

• About
• Questions
• Reviews
• Supporting Docs

Recent Questions

Ask a question

Recent Questions (1-0 of 0)