Tags: CMOS Scaling

Downloads (1-1 of 1)

  1. A UCSD analytic TFET model

    Downloads | 18 Dec 2015 | Contributor(s):: Jianzhi Wu, Yuan Taur

    A continuous, analytic I-V model is developed for double-gate and nanowire tunnel FETs with 3D density of states, including depletion in the source. At the core of the model is a gate-controlled channel potential that satisfies the source and drain boundary conditions. Verified by...