New Dimension in Performance: Harnessing 3D Integration Technology
- This resource has a 6.6 Ranking
-
Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›
Usage Stats Last 12 Months: updated 01 Aug, 2008 Users: 43 Reviews & Citations Google/IEEE Avg. Review: Citations: 0
43 users
Supporting Documents
- Presentation (with audio) (SWF)
- Presentation Slides (PDF, 3.09 Mb)
- Podcast (video) What's this? (MP4, 79.39 Mb)
- Podcast (audio) What's this? (MP3, 28.4 Mb)
Licensed under Creative Commons according to this deed.
| Contributor(s) | Kerry Bernstein IBM T.J. Watson Research Center |
|---|---|
| Abstract | Despite generation on generation of scaling, computer chips have remained essentially 2-dimensional. Improvements in on-chip wire delay, and in the total number of inputs and outputs has not been able to keep up with improvements to the transistor, and its getting harder and harder to hide it! 3D chip technologies come in a number of flavors, but are receiving lots of attention lately as a means of extending CMOS performance. Designing for three dimensions, however, forces us to look at formerly-two-dimensional integration issues quite differently. IBM as well as other companies and research institutions are developing ways of addressing these challenges. This talk will introduce major 3D concepts and IBM’s approach. A 3D “fly-through” movie of an actual IBM 3D design will be shown. |
| Biography |
Kerry Bernstein is a Senior Technical Staff Member at the IBM T.J. Watson Research Center, Yorktown Hts., NY. He is currently Principal Investigator of IBM’s 3D Integration Program. Mr. Bernstein received the B.S degree in electrical engineering degree from Washington University in St. Louis, and joined IBM in 1978. He holds 50 US Patents, and is a co-author of 3 college textbooks and multiple papers on high speed CMOS. His interests are in the area of high performance / low power advanced circuits and technologies. Mr. Bernstein is an IEEE Fellow. |
| Cite this work | If you reference this work in a publication, please cite as follows: |
| Date posted | 29 Nov, 2007 |
| Time | 02:30 PM, October 04, 2007 |
| Location | Knoy B033, Purdue University, West Lafayette, IN |
| Type | Online Presentations |
| Tags |
Citations
The following are publications that have cited this resource, separated by their affiliation to the NCN.
No citations found.
Reviews
The following are reviews of this resource from other site members.
No reviews found. Be the first to review this resource!
People who looked at this also looked at:
Network Recommendations powered by CIKNOW developed by the Science of Networks in Communities Research (SONIC) group at Northwestern University.
Recommendations will load momentarily. If you do not see content change after 30 seconds, there may be a number of reasons:
- You have javascript turned off in your browser.
- You have browser incapable of handling the scripts that load the recommendations.
- There is a problem with the recommendation service and it failed to respond.
Kerry Bernstein is a Senior Technical Staff Member at the IBM T.J. Watson Research Center, Yorktown Hts., NY. He is currently Principal Investigator of IBM’s 3D Integration Program. Mr. Bernstein received the B.S degree in electrical engineering degree from Washington University in St. Louis, and joined IBM in 1978. He holds 50 US Patents, and is a co-author of 3 college textbooks and multiple papers on high speed CMOS. His interests are in the area of high performance / low power advanced circuits and technologies. Mr. Bernstein is an IEEE Fellow.