Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. carbon nanotubes
  3. circuits
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. research seminar
  22. SURI
  23. tutorial
  24. uIllinois
  25. uiuc

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

ThrEshold Logic Synthesizer (TELS) and Majority Logic Synthezier (MALS)

This resource has a 8.4 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Last 12 Months: updated 01 May, 2008
Users: 31
Reviews & Citations
Google/IEEE
Avg. Review: 0.0 out of 5 stars
Citations: 0

0 reviews (Review this)

0 citations

Download (GZ, 2.8 Mb)

Licensed under Creative Commons according to this deed.

Contributor(s) Pallav Gupta
VIllanova University
Abstract

TELS and MALS are threshold and majority/minority logic synthesis tools that were developed by Rui Zhang and Pallav Gupta under the supervision of Prof. Niraj K. Jha of Princeton University. Dr. Lin Zhong, of Rice University, was also a contributor.

Both of these tools have been integrated into SIS which is a Boolean logic synthesis and optimization tool for UC Berkeley.

Credits Dr. Rui Zhang - Mentor Graphics
Dr. Pallav Gupta - Villanova University
Dr. Lin Zhong - Rice University
Dr. Niraj K. Jha - Princeton University
Sponsored by National Science Foundation
References R. Zhang, P. Gupta, and N. K. Jha, Majority and Minority Networks Synthesis with Application to QCA, SET, and TPL Based Nanotechnologies, IEEE Trans. Computer-Aided Design, vol. 26, no. 7, pp. 1233-1245, July 2007.

R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, Threshold Network Synthesis and Optimization and Its Application to Nanotechnologies, IEEE Trans. Computer-Aided Design, vol. 24, no. 1, pp. 107-118, Jan. 2005, (top 25 most downloaded paper of TCAD

R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, "Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies," in Proc. Design Automation & Test in Europe Conf., Feb. 2004, pp. 904-909.

R. Zhang, P. Gupta, and N. K. Jha, "Synthesis of Majority and Minority Networks and its Applications to QCA, TPL, and SET based Nanotechnologies," in Proc. Int. Conf. VLSI Design, Jan. 2005, pp. 229-234.

Cite this work

If you reference this work in a publication, please cite as follows:

  • Gupta, Pallav (2007), "ThrEshold Logic Synthesizer (TELS) and Majority Logic Synthezier (MALS)", http://www.nanohub.org/resources/3353/, accessed on 2008-05-17 03:14:14.

    BibTex | EndNote

Date posted 15 Oct, 2007
Type Downloads
Tags

Citations

The following are publications that have cited this resource, separated by their affiliation to the NCN.

No citations found.

Reviews

The following are reviews of this resource from other site members.

Write a review

No reviews found. Be the first to review this resource!