Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. carbon nanotubes
  3. circuits
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. research seminar
  22. SURI
  23. tutorial
  24. uIllinois
  25. uiuc

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

High Performance Computing Training Workshop

This resource has a 5.8 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Last 12 Months: updated 01 May, 2008
Users: 23
Reviews & Citations
Google/IEEE
Avg. Review: 0.0 out of 5 stars
Citations: 0

0 reviews (Review this)

0 citations

Contributor(s)
Abstract HPC is playing an increasingly important role in many areas of research in Science and Engineering, and there is an urgent need to train more researchers in the use of this technology. The National Science Foundation is making large investments in HPC to enable research solutions that were not possible in the past. Interestingly, the National Science Board meeting to decide on over $300 million of spending on HPC took place at the same time as our HPC Training Workshop.

The agenda for this workshop was designed to address these needs. Topics covered included:
  • Parallel Programming Models
  • Multicore architectures
  • High-end HPC architectures
  • MPI
  • OpenMP
  • TotalView parallel debugger
  • Performance analysis
  • Condor
A new feature of the workshop was the inclusion of a presentation on multicore architectures by Prof Vijaykumar from Purdue’s ECE Dept, who is a nationally recognized expert in computer architecture. Multicore architectures present a new challenge and an opportunity in all areas of computing including HPC, and including this topic in the workshop was very timely. Other presentations by faculty members covered Parallel Programming Models (Prof. Sam Midkiff, ECE), HPC architectures (Prof Mithuna Thottethodi, ECE) and OpenMP (Prof Rudi Eigenmann, ECE). Additional topics were covered by RCAC staff members, on topics that included MPI programming, the use of the TotalView parallel debugger, the Condor system for accessing unused cycles, and the use of software tools for analyzing performance and increasing programmer productivity. image
Sponsored by Computing Research Institute (CRI)
Rosen Center for Advanced Computing (RCAC)
Cite this work

If you reference this work in a publication, please cite as follows:

  • (2007), "High Performance Computing Training Workshop", http://www.nanohub.org/resources/3336/, accessed on 2008-05-17 04:23:27.

    BibTex | EndNote

Date posted 09 Oct, 2007
Time August 6-7, 2007
Location Envision Center, Purdue University, West Lafayette, IN
Type Workshops
Tags

In This Series

  1. HPCW Condor: High Throughput Computing

    This resource has a 5.3 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 14
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    09 Oct. 2007 | Online Presentations | Contributor(s): Thomas (Tom) Kesler

    Condor is a research project of the University of Wisconsin. It offers an environment called "High Throughput Computing" for compute-intensive jobs. Condor can manage a collection of compute nodes and can harness wasted CPU power from otherwise idle workstations of a cluster or desktop. Condor …

  2. HPCW Parallel Programming Models

    This resource has a 5.2 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 9
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    09 Oct. 2007 | Online Presentations | Contributor(s): Sam Midkiff

  3. HPCW High-end HPC Architectures

    This resource has a 5.3 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 11
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    09 Oct. 2007 | Online Presentations | Contributor(s): Mithuna Thottethodi

  4. HPCW Introduction to Parallel Programming with MPI

    This resource has a 0.0 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 0
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    05 Dec. 2007 | Online Presentations | Contributor(s): David Seaman

    Single-session course illustrating message-passing techniques. The examples include point-to-point and collective communication using blocking and nonblocking transmission. One application illustrates the manager/worker model with buffered communications. Code examples provided in C, C++, …

Citations

The following are publications that have cited this resource, separated by their affiliation to the NCN.

No citations found.

Reviews

The following are reviews of this resource from other site members.

Write a review

No reviews found. Be the first to review this resource!