nanoHUB.org - Resources: Emerging CMOS Technology at 5 nm and Beyond: Device Options and Trade-offs

Please be advised of scheduled maintenance on Tuesday, June 11, 2024. Expect downtime for most of the day. All running tool sessions will expire during the maintenance window, please plan accordingly. We apologize for any inconvenience.

Home › Presentation Materials › Emerging CMOS Technology at 5 nm and Beyond: Device Options and Trade-offs › About

Emerging CMOS Technology at 5 nm and Beyond: Device Options and Trade-offs

By Mark Lundstrom¹; Xingshu Sun¹; Dimitri Antoniadis²; Shaloo Rakheja²

1. Purdue University 2. Massachusetts Institute of Technology (MIT)