Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. carbon nanotubes
  3. circuits
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. research seminar
  22. SURI
  23. tutorial
  24. uIllinois
  25. uiuc

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

Nanoelectronic Architectures

This resource has a 10.0 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Last 12 Months: updated 01 May, 2008
Users: 357
Reviews & Citations
Google/IEEE
Avg. Review: 5.0 out of 5 stars
Citations: 0

1 review (Review this)

0 citations

View Presentation

Supporting Documents

Contributor(s) Greg Snider
Hewlett-Packard Laboratories
Abstract

Nanoelectronic architectures at this point are necessarily speculative: We are still evaluating many different approaches to fabrication and are exploring unconventional devices made possible at the nano scale. This talk will start off with a review of some "classical" crossbar structures using conventional devices (FETs, diodes, resistors, etc.) and how they might be used for computation. The second half will focus on an unconventional device, the hysteretic resistor, and will present three very different architectures based on it that are capable of computation. Time permitting, I'll also demonstrate some of the compilation and simulation tools we've developed to support our research.

Biography

Greg Snider is currently a consultant to Hewlett-Packard Laboratories where he investigates nanoelectronic architectures, circuits, compilation and simulation. He also consults for Zeidman Technologies, where he is developing synthesis tools for embedded, real-time systems. Past work includes communications, processor design, medical instrumentation, imaging, networking, operating systems, computer security, memory systems, compilers, hardware and software synthesis, e-services, simulation, and programmable hardware. In the early 90's, he was the architect and compiler designer of the Teramac simulation system, a defect-tolerant computer built from hundreds of custom field programmable gate arrays.

Sponsored by
Cite this work

If you reference this work in a publication, please cite as follows:

  • Snider, Greg (2006), "Nanoelectronic Architectures", http://www.nanohub.org/resources/181/, accessed on 2008-05-22 16:09:47.

    BibTex | EndNote

Date posted 28 Aug, 2006
Time 2005-02-24 10:30:00
Location EE 317, Purdue University, West Lafayette, IN
Type Online Presentations
Tags

Citations

The following are publications that have cited this resource, separated by their affiliation to the NCN.

No citations found.

Reviews

The following are reviews of this resource from other site members.

Write a review

  1. 5.0 out of 5 stars 

    Posted on 07 January, 2007 by Blaise Mouttet