

online simulations and more

The need for semiconductor device modeling:

- 1. Increased costs for R&D and production facilities, which are becoming too large for any one company or country to accept.
- 2. Shorter process technology life cycles.
- 3. Emphasis on faster characterization of manufacturing processes, assisted by modeling and simulation.

Computer simulations, often called technology for computer assisted design (TCAD) offer many advantages such as:

- 1. Evaluating "what-if" scenarios rapidly
- 2. Providing problem diagnostics
- 3. Providing full-field, in-depth understanding
- 4. Providing insight into extremely complex problems/phenomena/product sets
- 5. Decreasing design cycle time (savings on hardware build lead-time, gain insight for next product/process)
- 6. Shortening time to market

online simulations and more

Some TCAD prerequisites are:

- 1. Modeling and simulation require enormous technical depth and expertise not only in simulation techniques and tools but also in the fields of physics and chemistry.
- 2. Laboratory infrastructure and experimental expertise are essential for both model verification and input parameter evaluations in order to have truly effective and predictive simulations.
- 3. Software and tool vendors need to be closely tied to development activities in the research and development laboratories.

nanoHUB.org

online simulations and more

Historical Development of Device Simulations

1964: Gummel introduced the decupled scheme for the solution of the Poisson and the continuity equations for a BJT

1968: de Mari introduced the scaling of variables that is used even today and prevents effectively overflows and underflows **1969:** Sharfetter and Gummel, in their seminal paper that describes the

simulation of a 1D Silicon Read (IMPATT) diode, introduced the so-called Sharfetter-Gummel discretization of the continuity equation

Existing Device Simulators

2D MOS:	MINIMOS, GEMINI, PISCES, CADDET, HFIELDS,
	CURRY, PADRE
3D MOS:	WATMOS, FIELDAY, MINIMOS3D, PADRE
1D BJT:	SEDAN, BIPOLE, LUSTRE
2D BJT:	BAMBI, CURRY, PADRE
MESFETs:	CUPID





More about Padre

NCN

To find out more about Padre....

From <u>www.nanohub.org</u>, select the Padre tool, and then select <u>Padre Tool Information</u>. From there, you can download the complete Padre manual or access an online manual.



online simulations and more

Some Hints on the PADRE Syntax

A PADRE command file is a list of commands for PADRE to execute.

This list is stored as an ASCII text file using any text editor.

The input file contains a sequence of statements.

Each statement consists of a keyword that identifies the statement and a set of parameters.

The general format is:

<STATEMENT> <PARAMETER>=<VALUE>

The statement keyword must come first, but after this the order of parameters within a statement is not important.

Any line beginning with # is ignored. These lines are used as comments. Note that the "#" can be put on any PADRE input line; all information to the left of the character is processed, and that to the right is ignored.

PADRE can read up to 256 characters on one line. However, it is best to spread long input statements over several lines to make the input file more readable.

The character + at the begining of a line indicates continuation.

nanoHUB.org

online simulations and more

Some Hints on the PADRE Syntax, Cont'd Group Statements 1. Structure Specification MESH REGION ELECTRODE DOPING 2. Material Models Specification MATERIAL MODELS CONTACT INTERFACE METHOD 3. Numerical Method Selection 4. Solution Specification LOG SOLVE LOAD SAVE





Loaded Example

After we select the PN diode example, a *list of statements* appears in the window as shown below. There is a *strict logic on how these statements have to be ordered*, and this is illustrated in the slides that follow on the example of simulation of pn-diode)



nanoHUB.org online simulations and more	Step 1: Mesh Setup		
title pn diode (set options mesh rect nx=200 ny=3 x.m n=1 1=0 r=1 x.m n=100 1=0.5 r=0. x.m n=200 1=1.0 r=1. y.m n=1 1=0 r=1. y.m n=1 1=0 r=1. y.m n=3 1=1 r=1.	<pre>cup) 3 width=1 outf=mesh .8 .05</pre>		
 The title statement acts as a comment or reminder line. It is generally useful to include a meaningful title to identify the content of the file. The mesh statement states that the mesh is tensor product mesh (rect) and there are 200 mesh points along the x-axis (left to right) and 3 mesh points along the depth (top to bottom). The name mesh will be the output filename (outf) which contains the mesh attributes. The mesh length along x-axis and y-axis is 1 um, as specified in the example. 			
	Network for Computational Nanotechnology		























online simulations and more Step 7: Solve for Applied Bias
<pre>\$ Solve for applied bias log outf=iv solve prev solve proj vstep=0.03 nsteps=20 elect=1 plot.1d pot a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=vbiv plot.1d band.val a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=vbiv plot.1d band.con a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=cbiv plot.1d qfn a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=qfniv plot.1d qfp a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=dpiv plot.1d ele a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=holeiv plot.1d net.charge a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii + outf=roiv plot.1d e.field a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii + outf=efieldiv plot.1d recomb a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii + outf=efieldiv plot.1d recomb a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii + outf=efieldiv plot.1d j.electr a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii + outf=jelectr plot.1d j.hole a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=jhole plot.1d j.total a.x=0 b.x=1.0 a.y=0.5 b.y=0.5 ascii outf=jtot end</pre>
PARK sectors of























nanoHUB.org online simulations and more	Simulation of a MOS Capacitor With Padre		
<pre>\$ Mesh Specification mesh rect nx=3 ny=60 y.m n=1 l=0 r=1 y.m n=10 l=0.001 r= y.m n=60 l=0.1 r=1. x.m n=1 l=0 r=1 x.m n=3 l=1 r=1</pre>	0.8 05		
<pre>\$ Regions specification region num=1 ix.l=1 ix.h=3 iy.l=1 iy.h=10 + name=siO2 INS region num=2 ix.l=1 ix.h=3 iy.l=10 iy.h=60 + name=silicon SEMI \$ Electrodes specification elec num=1 ix.l=1 ix.h=3 iy.l=1 iy.h=1 elec num=2 ix.l=1 ix.h=3 iy.l=60 iy.h=60 \$ Doping specification dop reg=2 p.type conc=le18 uniform</pre>			
	Network for Computational Nanotechnology		

nanoHUB.org **MOS Capacitor Syntax** online simulations and more \$ Contact specification contact all neutral contact num=1 aluminum \$ one can add as options: n.polysilicon, p.polysilicon, \$ tungsten \$ Specify models models srh conmob fldmob system electrons holes newton \$ Solve for initial conditions solve init plot.1d pot a.y=0 b.y=0.1 a.x=0.5 b.x=0.5 ascii + outf=pot.plot plot.1d ele a.y=0 b.y=0.1 a.x=0.5 b.x=0.5 ascii + outf=ele.plot plot.1d net.charge a.y=0 b.y=0.1 a.x=0.5 b.x=0.5 ascii + outf=ro.plot plot.1d e.field a.y=0 b.y=0.1 a.x=0.5 b.x=0.5 ascii + outf=efield.plot









Answer: The total charge density in this particular case equals the $N_A(x) + n(x) - p(x)$. The electron density is negligible, which means that the inversion layer has not formed yet. Therefore the net charge density is $N_A(x) - p(x)$ and depicts the extension of the depletion region in the semiconductor.





Consider a MOS capacitor structure found in conventional MOSFET devices. The thickness of the oxide region equals 4 nm and the substrate is p-type with doping $N_{\text{A}}.$

(a) Assume that N_A=10¹⁷ cm⁻³. Plot the conduction band profile under equilibrium conditions assuming aluminum gate, n+polysilicon and p+-polysilicon gate.

Example 2

- (b) Vary the gate voltage from -2 to 2 V and calculate the highfrequency CV curves using f=1MHz. How does the change in the type of the gate electrode (aluminum vs. n+-polysilicon vs. p+-polysilicon) reflects on the HF CV-curves.
- (c) Assume aluminum gate and plot the HF CV-curves for f=1MHz. How does the change in substrate doping reflects itself on the HF CV-curves. Support your reasoning with a physical model. Assume that N_A =10¹⁶, 10¹⁷ and 10¹⁸ cm⁻³.





- 23



Question: Comment on the variation of the HF capacitance under depletion condition due to the variation of the substrate concentration.

Answer: The total gate capacitance under depletion conditions is a serial combination of the oxide and of the depletion layer capacitance. Since the thickness of the depletion layer varies as $N_A^{-1/2}$, with increasing N_A the depletion capacitance increases.

NCN