Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. carbon nanotubes
  3. circuits
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. research seminar
  22. SURI
  23. tutorial
  24. uIllinois
  25. uiuc

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

Device Physics and Simulation of Silicon Nanowire Transistors

This resource has a 9.9 Ranking

Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

Usage Stats
Last 12 Months: updated 01 May, 2008
Users: 222
Reviews & Citations
Google/IEEE
Avg. Review: 0.0 out of 5 stars
Citations: 0

0 reviews (Review this)

0 citations

Download (PDF, 2.73 Mb)

Contributor(s) Jing Wang
Purdue University, West Lafayette
Abstract

As the conventional silicon metal-oxide-semiconductor field-effect transistor (MOSFET) approaches its scaling limits, many novel device structures are being extensively explored. Among them, the silicon nanowire transistor (SNWT) has attracted broad attention from both the semiconductor industry and academia. To understand device physics in depth and to assess the performance limits of SNWTs, simulation is becoming increasingly important. The objectives of this thesis are:

  1. to theoretically explore the essential physics of SNWTs (e.g., electrostatics, transport and bandstructure) by performing computer-based simulations, and
  2. to assess the performance limits and scaling potentials of SNWTs and to address the SNWT design issues. A full three-dimensional, self-consistent, ballistic SNWT simulator has been developed based on the effective-mass approximation with which we have evaluated the upper performance limits of SNWTs with various cross-sections (i.e., triangular, rectangular and cylindrical).

The results show that SNWTs provide better scaling capability than planar MOSFETs. A microscopic, quantum treatment of surface roughness scattering (SRS) in SNWTs has also been accomplished, and it shows that SRS is less important in SNWTs with small diameters than in planar MOSFETs. Finally, bandstructure effects in SNWTs with small diameters have been examined by using an empirical tight binding model, and a channel orientation optimization has been done for both silicon and germanium nanowire field-effect transistors.

Credits

PhD thesis for Jing Wang, funded by the Semiconductor Research Corporation (SRC), the MARCO focus center on Materials, Structures and Devices (MSD), and the NSF Network for Computational Nanotechnology (NCN).

Cite this work

If you reference this work in a publication, please cite as follows:

    Wang, Jing. Ph.D., Purdue University, August, 2005. Device Physics and Simulation of Silicon Nanowire Transistors. Major Professor: Mark S. Lundstrom.
  • Wang, Jing (2006), "Device Physics and Simulation of Silicon Nanowire Transistors", http://www.nanohub.org/resources/1313/, accessed on 2008-05-17 03:21:53.

    BibTex | EndNote

Date posted 20 May, 2006
Type Publications
Tags

Citations

The following are publications that have cited this resource, separated by their affiliation to the NCN.

No citations found.

Reviews

The following are reviews of this resource from other site members.

Write a review

No reviews found. Be the first to review this resource!

Related Resources

The following are resources that may cover similar or related topics.