

# Fundamentals of Nanotransistors

## Unit 1: Transistor Fundamentals

### Lecture 1.4: Transistors to Circuits

**Mark Lundstrom**

lundstro@purdue.edu  
Electrical and Computer Engineering  
Birck Nanotechnology Center  
Purdue University, West Lafayette, Indiana USA

## Lecture 1.3 Summary



---

Given the measured characteristics of a MOSFET, you should be able to determine:

1. on-current:  $I_{ON}$
2. off-current:  $I_{OFF}$
3. subthreshold swing,  $SS$
4. drain induced barrier lowering: DIBL
5. threshold voltage:  $V_T(\text{lin})$  and  $V_T(\text{sat})$
6. Drain to source resistance:  $R_{DS}$
7. drain saturation voltage:  $V_{DSAT}$
8. output resistance:  $r_o$
9. *transconductance*:  $g_m$



**How do these device parameters affect circuit performance?**

# N-MOSFETs




# P-MOSFETs

**PMOS**




# Ideal CMOS inverter

$$V_{GSP} = V_{in} - V_{DD}$$




$$V_{GSN} = V_{in}$$


Lundstrom: Nanotransistors 2015



# Ideal CMOS inverter




transfer characteristic




# 2-input NAND gate

AND		
A	B	C
0	0	0
0	1	0
1	0	0
1	1	1




NAND		
A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

# CMOS inverter




Real transfer characteristic



# CMOS inverter: $V_{out}$ vs. $V_{in}$

$$V_{DD} = 1.0 \text{ V}$$


$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$



# CMOS inverter: $V_{out}$ vs. $V_{in}$

$$V_{DD} = 1.0 \text{ V}$$


$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$




# CMOS inverter: $V_{out}$ vs. $V_{in}$

$$V_{DD} = 1.0 \text{ V}$$

$$V_{TN} = -V_{TP} = 0.15 \text{ V}$$



# CMOS inverter: current





$V_{in} = 0$ : No current flows!

$V_{in} = 1$ : No current flows!


**No static power dissipation!**

**In practice: Little power dissipation when  $I_{OFF}$  is small!**

# CMOS inverter: noise margins



# Importance of gain




**Must have gain to have noise margins**

$$\frac{dV_{out}}{dV_{in}} = \frac{dV_{out}}{dI_{DS}} \frac{dI_{DS}}{dV_{in}} = r_0 g_m$$

**Must have adequate  $g_m r_o$ .**

# CMOS inverter: summary

“pull up  
transistor”




“pull down  
transistor”


- 1) Little current flow unless switching.  
(small power dissipation - **low  $I_{off}$** ).
- 2) Good noise margins if device has  
high gain (**adequate  $g_m r_o$** ).

**Next:** understand speed and power.

# Dynamic performance



# Power dissipation




$$\frac{1}{2} C_{sw} V_{DD}^2$$

$$E_C(0) = \frac{1}{2} C_{sw} V_{DD}^2$$

$$E_C(T/2) = 0$$

$$P_{dynamic} = \frac{\Delta E}{T/2} = \frac{C_{sw} V_{DD}^2}{T}$$






“activity factor”


$$P_{dynamic} = \alpha f C_{sw} V_{DD}^2$$

**Low power requires low voltage!**

# Speed



# Speed



$$I = C \frac{dV}{dt}$$

$$I_{ON} = C_{SW} \frac{\Delta V}{\Delta t} = C_{SW} \frac{V_{DD}/2}{\tau}$$

$$\tau = \frac{1}{2} \frac{C_{sw} V_{DD}}{I_{ON}}$$

**Speed is determined by the on-current!**

# Circuit performance

1) Switching energy:

$$E_S = \frac{1}{2} C_{sw} V_{DD}^2$$

2) Dynamic power:

$$P_D = \alpha f C_{sw} V_{DD}^2$$

3) Standby power:

$$P_{SB} = I_{OFF} V_{DD}$$


4) Switching delay:

$$\tau = \frac{C_{sw} V_{DD}}{2 I_{ON}}$$

5) Noise margins:

$$|A_v| = g_m r_0 > 1$$

# Power constrained design



# Summary

---

Now that we understand a little bit about how circuit performance is related to key device metrics, we will focus for the rest of the course on how nanoscale transistors work.

**Next topic:** A simple (energy band) view of how MOSFETs work.