Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. carbon nanotubes
  3. circuits
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. research seminar
  22. SURI
  23. tutorial
  24. uIllinois
  25. uiuc

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

Contributors: View

Pallav Gupta

Contributor picture

Contributions 3
Affiliation VIllanova University
Web Site http://pandim.ece.villanova.edu

Contributions

  1. Reed-Muller Reversible Logic Synthesizer (RMRLS) 0.2

    This resource has a 7.3 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 14
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    08 Jan. 2008 | Downloads | Contributor(s): James Donald, Pallav Gupta

    Reed-Muller Reversible Logic Synthesis tool (a.k.a. RELOS) is a tool for the synthesis of reversible functions based on positive-polarity Reed-Muller expressions. The second release of RMRLS features reversible logic synthesis with SWAP, Fredkin, and Peres gates. This work was done under the …

  2. RMRLS 0.2

    This resource has a 7.3 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 14
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    08 Jan. 2008 | Downloads | Contributor(s): James Donald, Pallav Gupta

    Reed-Muller Reversible Logic Synthesis tool (aka RELOS) is a tool for the synthesis of reversible functions based on positive-polarity Reed-Muller expressions. The second release of RMRLS a.k.a. RELOS features reversible logic synthesis with SWAP, Fredkin, and Peres gates.This work was done under …

  3. ThrEshold Logic Synthesizer (TELS) and Majority Logic Synthezier (MALS)

    This resource has a 8.4 Ranking

    Ranking is calculated from a formula comprised of user reviews and usage statistics. Learn more ›

    Usage Stats
    Last 12 Months: updated 01 May, 2008
    Users: 31
    Reviews & Citations
    Google/IEEE
    Avg. Review: 0.0 out of 5 stars
    Citations: 0

    0 reviews (Review this)

    0 citations

    15 Oct. 2007 | Downloads | Contributor(s): Pallav Gupta

    TELS and MALS are threshold and majority/minority logic synthesis tools that were developed by Rui Zhang and Pallav Gupta under the supervision of Prof. Niraj K. Jha of Princeton University. Dr. Lin Zhong, of Rice University, was also a contributor. Both of these tools have been integrated into …