Online Simulation

And More

Top 25 Tags (all tags)

  1. algorithms
  2. aqme
  3. carbon nanotubes
  4. course lecture
  5. cyberinfrastructure
  6. devices
  7. education/outreach
  8. experiments
  9. material science
  10. molecular electronics
  11. nano/bio
  12. nanobio applications
  13. nano electro-mechanical systems
  14. nanoelectronics
  15. nanomedicine
  16. nanophotonics
  17. nano-transistors
  18. nanowires
  19. NEGF
  20. quantum dots
  21. quantum transport
  22. research seminar
  23. transistors
  24. tutorial
  25. uIllinois

Other

Trouble Report

For immediate assistance browse through our support center. You can find answers to many questions in just a few minutes.

If still experiencing problems, send us a report.

Sending report ...

Events

  The Semiconductor Industry's Nanoelectronics Research Initiative: Motivation
Description: The Semiconductor Industry's Nanoelectronics Research Initiative: Motivation and Challenges

Jeff Welser, Director, SRC nanoelectronics Research Initiative IBM Almaden Research Center

Abstract: For over 35 years, the ability to achieve increased performance per dollar in microprocessor chips by scaling the dimensions of MOSFETs has been the driving engine behind the global semiconductor industry. Exponentially increasing power density due to leakage currents as well as active switching energy of these nanoscale transistors is, however, limiting our ability to reap benefits from continued scaling. We are now forced to trade-off performance and density for reduced power consumption, and hence the fundamental physics of the CMOS transistor operation, rather than fabrication capability, will eventually be the ultimate limit. As the ultimate limits to the scaling of CMOS technology are getting closer, completely new approaches in emerging areas in electronics at the nanoscale need to be explored. Recognizing this critical challenge, the Nanoelectronics Research Initiative (NRI) was chartered in 2005 by a consortium of Semiconductor Industry Association (SIA) member companies to develop and administer a university-based program to address this issue. In this talk, the scaling challenges facing current CMOS technology will be discussed, along with the ultimate limits for charge-switching based devices. From this motivation, the current status of the NRI program will be discussed, with an overview of the current research topics being investigated at the NRI centers.

Bio: Dr. Welser received his PhD in Electrical Engineering from Stanford University in 1995, and joined IBM's Research Division at the T.J. Watson Research Center. His graduate work was focused on utilizing strained-Si and SiGe materials for FET devices. Since joining IBM, Jeff has worked on and managed a variety of projects involving novel devices. As IBM, Jeff has served as manager of the Novel Silicon Device group at Watson, project manager for the high-performance CMOS device design groups in the Microelectronics Division, director of high-performance SOI and BEOL technology development, Director Next Generation Technology Components. At the same time, he was the IBM Management Committee Member for the Sony, Toshiba, and AMD development alliances. In 2006, Dr. Welser was named the Director of the Nanoelectronics Research Initiative, on assignment to the Semiconductor Research Corporation (SRC), directing university-based research on future nanoscale logic devices to replace the CMOS transistor in the 2020 timeframe, He is based at the IBM Almaden Research Center in San Jose, CA.
When: Thursday, February 22 2007, 10:30am - 11:30am
Where: Purdue University, ECE 317
Submitted by:  Alicia Goodman