Cadence digital device simulation

By Steven Clark; Alejandro Strachan

Digital device simulation using Cadence EDA

Launch Tool

You must login before you can run this tool.

Version 1.1 - published on 17 Apr 2024

doi:10.21981/M039-ZT39 cite this

This tool is closed source.

View All Supporting Documents

• About
• Usage
• Citations
• Questions
• Reviews
• Wishlist
• Versions

Usage

World usage

Location of all "Cadence digital device simulation" Users Since Its Posting

• Monthly
• Yearly
• Cumulative

Cumulative Simulation Users

8

7 8

Simulation Runs

87 Apr 2024

50 87

Overview

	Average	Total
Wall Clock Time	3.67 hours	5.82 days
CPU time	10.4 seconds	6.59 minutes
Interaction Time	29.42 minutes	18.63 hours